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Abstract A novel topology for realizing voltage-mode
(VM) full-wave rectifier/sinusoidal frequency doubler
based on current feedback operational amplifiers (CFOAs)
and n-channel metal-oxide semiconductor (NMOS) tran-
sistors is proposed in this study. The proposed full-wave
rectifier structure employs two CFOAs and three
enhancement-mode NMOS transistors. With a slight
modification, the sinusoidal frequency doubler circuit can
be adopted from the full-wave rectifier circuit by replacing
a grounded resistor instead of one of the NMOS transistors.
Both of the proposed circuits enjoy low output and high
input impedance properties which make them convenient
for cascading easily with other VM circuits without need-
ing any extra buffer circuits. No passive component
matching conditions are needed. The proposed circuits are
simulated by using SPICE program to verify the theoretical
analysis.
Keywords Full-wave rectifier  Frequency doubler 
CFOA  NMOS transistors  Low output and high input
impedances
1 Introduction
In many instrumentation, measurement and communication
circuits, such as AC voltmeters, ammeters and wattmeters,
piecewise linear function generators, RF demodulators,
various nonlinear analogue signal-processors, signal-po-
larity detectors, averaging circuits and peak-value detec-
tors, rectifier circuits and sinusoidal frequency doublers are
used as basic building blocks [1, 2]. Because of the limi-
tations of the diode threshold voltages which are about
0.7 V for silicon diodes and 0.3 V for germanium diodes, it
is not possible to use diode-only rectifiers for low-voltage
high-precision applications. Therefore, operational ampli-
fier (op-amp) based precision full-wave rectifiers, such as
the one given in Fig. 1 [1], were developed before. If
Vin[ 0 in the full-wave rectifier of Fig. 1, D1 is ON, D2 is
OFF and Vout = Vin. Similarly, if R2 = R1 and Vin\ 0 in
the full-wave rectifier of Fig. 1, D1 is OFF, D2 is ON and
Vout = -Vin. In other words, Vout = |Vin|.
By the usage of the op-amps, the threshold voltage
restrictions of the p–n junction diodes are overcome, which
result in an achievement of a full-wave rectification of low-
level signals. Nevertheless, disadvantage of the finite small
signal dV/dt (slew rate) of the op-amps causes a crucial
distortion in signal of the full-wave rectifier. Also, even the
use of the high slew rate op-amps does not solve this
problem because of a small-signal transient problem [2].
Hence, precision rectifiers employing other active ele-
ments, especially those based on current signals, have to be
presented. Probably, these types of rectifiers can be
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operated at high frequencies since it is suitable to drive the
diodes by currents instead of voltages.
Normally, a frequency doubling circuit can be imple-
mented using an analogue multiplier [3, 4] or a translinear
cell using bipolar junction transistors [5–7]. Surakampon-
torn et al. [8] showed in 1988 a circuit principle that can be
employed to realize both a sinusoidal frequency doubler
and a full-wave rectifier.
For a full-wave rectifier, a number of full-wave rectifier
structures including various active components have been
presented in the related open literature [2, 9–25]. However,
a few numbers of circuits that can realize both the full-
wave rectifier and sinusoidal frequency doubler have been
reported [8, 23, 26–28] in the literature.
A novel topology for realizing both a full-wave rectifier
and a sinusoidal frequency doubler working in voltage-
mode (VM) is proposed in this work. The full-wave rec-
tifier circuit employs two current feedback operational
amplifiers (CFOAs) and three enhancement-mode n-chan-
nel metal-oxide semiconductor (NMOS) transistors while
the frequency doubler circuit, adopted from the rectifier
circuit, employs two CFOAs, two NMOS transistors and
one grounded resistor. Both of the proposed circuits pos-
sess low output and high input impedances required for
direct cascading with other VM configurations. Thus,
additional buffer circuits are not needed. No passive
component matching conditions for both of the proposed
circuits are required. SPICE simulation results are given to
confirm the validity of the theoretical analysis of the pro-
posed circuits. In order to show the superiority of the
proposed topology, a comparison table is given in Table 1
in which the proposed circuit and previously published
ones are compared.
2 The proposed full-wave rectifier/sinusoidal
frequency doubler topology
The CFOA, whose electrical symbol depicted in Fig. 2, is a
four-terminal active device which can be defined by the
following terminal equations:
IY ¼ 0 ð1aÞ
VX ¼ VY ð1bÞ
IZ ¼ IX ð1cÞ
VW ¼ VZ ð1dÞ
From Eqs. (1), it can be seen that the terminals Y and Z
have high impedances as well as terminals X and W pos-
sess low impedances. The voltage at terminal X follows the
voltage at the Y terminal i.e., acts as a voltage-controlled
voltage source. Moreover, the current at the Z terminal
follows the current of the X terminal in the same direction,
i.e., acts as a current controlled current source and the
voltage at the W terminal follows the voltage at the Z
terminal, i.e., acts as a voltage buffer.
The proposed full-wave rectifier structure containing
two CFOAs and three NMOS transistors is depicted in
Fig. 3. All the three NMOS transistors of the proposed
rectifier structure are diode-connected. If the input signal of
the proposed full-wave rectifier is in positive cycle (Vin
(t)?), the input voltage which is conveyed from terminal Y
of the second CFOA to its terminal X can produce a current
passing through the NMOS transistor MB. Further,
according to the terminal relationship of the CFOA given
in Eqs. (1), a current with same direction can pass through
MC. It is assumed that VB1 = VTn, and VB2 = VB3 =
-VTn, the current passing through MB can be given as:
IDB ¼
kn
2
Vin tð ÞþþVTn  VTn
 2¼ kn
2
Vin tð Þþ
 2 ð2Þ
where VTn is the threshold voltage and kn is the gain factor
of the NMOS transistor. Accordingly, considering identical
VTn and kn for all the three NMOS transistors, the current
passing through NMOS transistor MC can be given as:
IDC ¼
kn
2
VoðtÞ þ VTn  VTnð Þ2¼
kn
2
VoðtÞð Þ2 ð3Þ
Since
IDC ¼ IDB ð4Þ
Therefore
VoðtÞ ¼ VinðtÞþ ð5Þ
Therefore, the positive cycle signal is passed to the
output. Likewise, if the input is in negative cycle (Vin(t)-),
the input voltage is conveyed from the terminal Y of the
second CFOA to its terminal X and then to the terminal Y.
+
Vout
-
op-amp
+
Vin
-
R1 R2
op-amp
D1
D2
(1)
(2)
Fig. 1 A conventional full-wave rectifier [1]
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Also, terminal X of the first CFOA can produce a current
passing through the NMOS transistor MA which can be
given as follows:
IDA ¼
kn
2
VTn  VinðtÞ  VTn
 2¼ kn
2
VinðtÞ
 2 ð6Þ
Table 1 Comparison of the proposed VM topology with previously published ones
References Low output
impedance
High input
impedance
No. of active
elements
No. of
resistors
No. of
grounded
resistors
No. of
transistors
Power
dissipation
(mW)
Both rectifier and
frequency doubler
[2] No Yes 1 CCII?
Current
mirrors
2 2 18 ? 18 NA No
[8]—1st No No 6 Current
mirrors
2 2 24 NA Yes
[8]—2nd No Yes 1 Translinear
loop
3 Current
mirrors
2 2 17 NA Yes
[9] No Yes 2 CCII 2 1 2*18 NA No
[10] No Yes 1 DO–OTA 1 1 24 NA No
[11] No No 2 CCII
3 NMOS
0 0 23 NA No
[12] No Yes 1 DXCCII
3 NMOS
0 0 23 3.33 No
[13] Yes Yes 1 CCII
1 Op-amp
3 2 18 ? 23 NA No
[14] Yes Yes 1 CCII
1 UVC
2 2 20 ? 40 NA No
[15] No Yes 2 CCII 3 3 40 ? 40 NA No
[16] Yes Yes 2 CCII 2 1 18 ? 18 NA No
[17] No Yes 2 CCII 2 1 2*21 NA No
[18] No Yes 2 CCII
1 Buffer
4 1 18 ? 8 NA No
[19] No No 1 CCII- 2 1 16 NA No
[20] Yes Yes 1 CCII
28 MOS
1 1 38 5.2 No
[21] Yes Yes 2 DVCC 2 2 2*12 0.93 No
[26] No Yes 1 Translinear
loop
2 Current
mirrors
2 2 8 NA Yes
[27] No No 1 CCII?
2 Current
mirrors
2 2 17 NA Yes
[28]—I No Yes 4 CCCII 5 3 4*15 NA Yes
[28]—II No Yes 3 CCCII 5 2 3*15 NA Yes
This work Yes Yes 2 CFOA
3 or 2 NMOS
0 or 1 0 or 1 2*18 ? 3(or
2)
1.33 Yes
NA not available, CCII 2nd generation current conveyor, DO-OTA dual-output operational transconductance amplifier, DXCCII Dual-X 2nd
generation current conveyor, UVC universal voltage conveyor, DVCC differential voltage current conveyor, CCCII current controlled 2nd
generation current conveyor, CFOA current feedback operational current conveyor
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According to the terminal relationship of the CFOA
given in Eqs. (1), a current with the same direction can
pass through MC whose value is given in Eq. (3). Then,
IDC ¼ IDA ð7Þ
As a result,
VoðtÞ ¼ VinðtÞ ð8Þ
One can express the input voltage of the proposed full-
wave rectifier as
VinðtÞ ¼ VinðtÞþ þ VinðtÞ ð9Þ
Here, Vin(t)- and Vin(t)? are negative and positive cycle of
the input signal, respectively, given as
VinðtÞ ¼
VinðtÞ for VinðtÞ 0
0 otherwise

ð10aÞ
VinðtÞþ ¼
VinðtÞ for VinðtÞ 0
0 otherwise

ð10bÞ
From Eqs. (5) and (8), output voltage of the proposed
full-wave rectifier can be given as
VoðtÞ ¼ Vinj j ð11Þ
Thus, the proposed circuit demonstrated in Fig. 3 can be
considered as a full-wave rectifier circuit. If the NMOS
transistor, MC in the rectifier circuit of Fig. 3 is replaced by
a resistor, R as shown in Fig. 4 and according to the
Eqs. (2) and (4), the output voltage for the positive cycle
of the input signal across the resistor, R can be expressed
by:
VX
VY
VZ
VW
X
Y
Z
W
IX
IY
IZ
CFOA
Fig. 2 Electrical symbol of the CFOA
Vin
Vo
X
Y
Z
WCFOA2
X
Y
Z
WCFOA1
MA
MB MC
VB1 VB2
VB3
IDA
IDB IDC
Fig. 3 The proposed full-wave
rectifier structure
Vin
Vo
X
Y
Z
WCFOA2
X
Y
Z
WCFOA1
MA
MB
VB1 VB2
IDA
IDB IDC
R
Fig. 4 The proposed sinusoidal
frequency doubler circuit
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VoðtÞ ¼
Rkn
2
VinðtÞþ
 2 ð12Þ
Similarly, output voltage for the negative cycle of the
input signal across the resistor, R can be expressed as:
Vo tð Þ ¼
Rkn
2
Vin tð Þ
 2 ð13Þ
According to Eq. (9), the following output voltage for
the proposed sinusoidal frequency doubler can be obtained:
Vo tð Þ ¼
Rkn
2
Vin tð Þj jð Þ2 ð14Þ
In other words, the proposed circuit given in Fig. 4 can
be considered as a voltage signal squarer circuit. For a
sinusoidal input signal voltage Vin(t) = Vm sin xt, Eq. (14)
can be re-written as
Vo tð Þ ¼
RknV
2
m
2
sinxtð Þ2¼ RknV
2
m
4
1 cos 2xtð Þ ð15Þ
It is clearly seen from Eq. (15) that the frequency of the
output voltage Vo(t) of the circuit of Fig. 4 is twice the
input signal frequency, without any harmonic components
unlike those presented in the voltage equations of the cir-
cuits in [8, 26, 27]. Equation (15) can be re-arranged and
written as in the following:
Vo tð Þ ¼ VDC  V2m cos 2xt ð16Þ
where VDC ¼ RknV
2
m
4
is a DC component and V2m ¼ RknV
2
m
4
is
the peak value of the AC component. The above equation
indicates that the output voltage contains a DC component
and a signal voltage with a frequency that is twice the
frequency of the input signal. Thus, the proposed circuit
given in Fig. 4 can be considered as a sinusoidal frequency
doubler circuit.
It is worth noting that in the realization of the CFOA
based rectifier, one should be careful about the input signal
level. For a linear operation, according to Eqs. (2) and (6),
the current of each NMOS transistor should not exceed the
following limit in order to make operations of the CFOAs
linearly [11]:
Vinj j 
ffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffi
2min IXmax; IZmaxf g
kn
s
ð17Þ
where IXmax and IZmax are the maximum acceptable current
for linear operation of the terminal X and the terminal Z of
the CFOA, respectively.
3 Analysis of non-ideality effects of the CFOA
If the non-ideal gains stemmed from the physical realiza-
tion of the CFOA are considered, the terminal character-
istics in Eqs. (1) of the CFOA can be changed as
IY ¼ 0 ð18aÞ
VX ¼ bVY ð18bÞ
IZ ¼ aIX ð18cÞ
VW ¼ cVZ ð18dÞ
where b = 1 - evi, evi represents the input voltage tracking
error, a = 1 - ei, ei represents the current tracking error
and c = 1 - evo, evo represents the output voltage tracking
error. Here, evij jhh1; eij j hh1 and evoj jhh1 and b, a, and c are
1M
BV
Y x
Z
DDV
SSV
2M 3M 4M
5M
6M 7M
8
M
9M
11
M
10
M
13M12
M
16M15M14M
W
17
M 18M
B
Fig. 5 MOS transistor based realization of the CFOA derived from one given in [29]
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frequency dependent quantities and ideally equal to unity.
If non-ideal voltage and current gains are taken into
account, Eqs. (2) through (5) can be given as in the
following:
IDB ¼
kn
2
b2Vin tð ÞþþVTn  VTn
 2¼ kn
2
b2Vin tð Þþ
 2
ð19aÞ
IDC ¼
kn
2
1
c2
Vo tð Þ þ VTn  VTn
 2
¼ kn
2
1
c2
Vo tð Þ
 2
ð19bÞ
IDC ¼ a2IDB ð19cÞ
Vo tð Þ ¼
ffiffiffiffi
a2
p
b2c2Vin tð Þþ ð19dÞ
Likewise, for the negative cycle of the input voltage the
Eqs. (6) and (7) can be re-written as
IDA ¼
kn
2
VTn  b1b2Vin tð ÞVTn
 2¼ kn
2
b1b2Vin tð Þ
 2
ð20aÞ
IDC ¼ a1a2IDA ð20bÞ
Vo tð Þ ¼ 
ffiffiffiffiffiffiffiffiffi
a1a2
p
b1b2c2Vin tð Þ ð20cÞ
Table 2 MOS transistor aspect ratios of the CFOA circuit demon-
strated in Fig. 4
Transistor name W/L (lm)
M1–M7, M9, M10 40/0.5
M8 and M11 200/0.5
M12–M18 13/0.5
Table 3 Transistor aspect ratios of the NMOS transistors given in the
rectifier and frequency doubler circuits respectively depicted in
Figs. 2 and 3
Transistor name W/L (lm)
MA, MB and MC 40/0.5
Fig. 6 Frequency response of the of the CFOA terminals
Table 4 Some parameters of the CFOA given in Fig. 4
Parameter Value
Rx 4 X
Rz 54 kX
Ry ?
Cy 35 fF
Cz 89 fF
Bandwidth of VX/VY 592 MHz
Bandwidth of IZ/IX 335 MHz
Bandwidth of Vw/Vz 574 MHz
Power supply voltages ±1.25 V
VBB 0.4 V
Voltage gain (b) 0.989
Current gain (a) 1.024
Voltage gain (c) 0.989
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Therefore, the complete equation of the output voltage
can be given as
Vo tð Þ ¼
ffiffiffiffi
a2
p
b2c2Vin tð Þþ
ffiffiffiffiffiffiffiffiffi
a1a2
p
b1b2c2Vin tð Þ
¼ ffiffiffiffia2
p
b2c2 Vin tð Þþ
ffiffiffiffiffi
a1
p
b1Vin tð Þ
 
ð21Þ
From above equation, it can be observed that the gain of
the both half cycles of the input voltage signal cannot be
identical; therefore, special care should be taken in the
implementation of the CFOA to ensure the output voltage
given in Eq. (11). Note that the current tracking errors
caused by a1 and a2 can be compensated by slightly
adjusting the biasing voltages of the NMOS transistors,
VB1 and VB2, respectively, which determines the current of
the drain of the NMOS transistors. Similarly, the effect of
the non-ideal gains of the CFOA can be shown for the
frequency doubler circuit as:
Vo tð Þ ¼
Rkna2c2
2
b2Vin tð Þþ
 2þRkna1a2c2
2
b1b2Vin tð Þ
 2
¼Rkna2c2b
2
2
2
Vin tð Þþ
 2þa1b21 Vin tð Þ
 2 	
ð22Þ
Fig. 7 DC transfer characteristic of the proposed full-wave rectifier structure
Fig. 8 Transient response of the full-wave rectifier structure at f = 1 MHz and Vp = 350 mV
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From above equation, it can be observed that the gain
factor of squaring of the both half cycles of the input
voltage signal cannot be identical. Consequently, for a
sinusoidal input signal voltage Vin(t) = Vm sin xt, Eq. (22)
can be written as
Vo tð Þ ¼ VDCn  V2mpcos2xtþ þ V2mncos2xt
 
ð23Þ
where VDCn ¼ Rkna2c2b
2
2V
2
m
4
is a DC component and V2mp ¼
Rkna2c2b
2
2V
2
m
4
and V2mn ¼ Rkna1a2c2b
2
1b
2
2V
2
m
4
are the peak values of
the positive and the negative half cycles of the AC com-
ponent, respectively. This means that, due to the non-ideal
characteristic of the CFOA, the amplitude of the both half
cycles of the output voltage Vo(t) is slightly deviated from
the ideal case of Eq. (16) by the factor a2c2b2
2 for the DC
component and positive half cycle of the AC component as
well as a1a2c2b1
2b2
2 for the negative half cycle of the AC
component.
4 Simulation results
SPICE simulation program is used in this work in order to
verify the theoretical design. In order to accomplish sim-
ulations, the CFOAs are realized with the CMOS structure
demonstrated in Fig. 5 that is adopted from the structure
given in [29]. Further, DC symmetrical supply voltages and
bias voltage are respectively chosen as ± 1.25 V and
VBB = 0.4 V. For the simulation purpose, 0.25 lm TSMC
CMOS technology process parameters given in [21] are
Fig. 9 DC temperature analysis
of the proposed full-wave
rectifier structure
Fig. 10 Transient temperature
analysis of the proposed full-
wave rectifier structure
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used. The dimensions of the MOS transistors used in the
CFOA structure of Fig. 4 and the dimensions of the NMOS
transistors used in the full-wave rectifier and frequency
doubler circuits are given in Tables 2 and 3, respectively.
VB1 = -VB2 = 0.431 V and VB3 = -0.455 V are cho-
sen, which are slightly higher than VTn in order to com-
pensate the current gain differences resulted from the non-
ideality of the CFOAs as explained in Sect. 3.
The voltage gain frequency responses of the input
voltage follower part, the current gain of the current fol-
lower part and the voltage buffer of the output part of the
CFOA are illustrated in Fig. 6. The cutoff frequencies of
the input voltage follower part (VX/VY), the current fol-
lower part (IZ/IX) and the output voltage buffer (VW/VZ) of
the active element are found as 593, 335 and 574 MHz,
respectively. A summary of the CFOA element parameters
used for the simulations are depicted in Table 4.
The DC voltage transfer function of the rectifier is
shown in Fig. 7. It can be seen that that the maximum
magnitude of the input voltage signal can be approximately
350 mV in magnitude. Outer this range of the input volt-
age, the transistors in the input stages of the CFOA
implemented by the configuration given in Fig. 5 are no
longer operated in the saturation region. The nonzero
output voltage is approximately -750 lV, which is
observed from Fig. 7. The nonzero output voltage is result
of the mismatches in the differential pairs of the input stage
of the CFOA structure in Fig. 5 and the error caused by
unbalanced output resistances of the transistor M2, M8 and
M14. Transient response of the rectifier circuit given in
Fig. 11 DC Monte Carlo
analysis of the proposed full-
wave rectifier structure
Fig. 12 Transient Monte Carlo
analysis of the proposed full-
wave rectifier structure
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Fig. 3 for an input voltage signal with 350 mV peak and a
frequency of f = 1 MHz is demonstrated in Fig. 8. DC and
transient temperature analyses of the proposed rectifier
circuit are shown in Figs. 9 and 10, respectively, where
temperature is varied from 0 to 75 C by a step size of
25 C. Moreover, the DC and transient Monte Carlo (MC)
analyses after 50 runs by changing 0.15% of the value of
the threshold voltages of all of the MOS transistors are
given in Figs. 11 and 12, respectively.
The performance of the proposed sinusoidal frequency
doubler circuit given in Fig. 4 is shown in Fig. 13. The peak
to peak amplitude of Vin is 0.7 V, the test frequency is
100 kHz, and resistance value of R is chosen as 1 kX. DC
temperature analysis of the frequency doubler circuit is
shown in Fig. 14where temperature is varied from0 to 75 C
by a step size of 25 C. Further, the transient MC analysis
after 50 runs by changing 0.15% of the value of the threshold
voltages of all of the MOS transistors is given in Fig. 15.
Fig. 13 Transient response of
the proposed sinusoidal
frequency doubler structure at
f = 100 kHz and Vp–p = 0.7 V
Fig. 14 Transient temperature analysis of the proposed sinusoidal frequency doubler structure
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5 Conclusion
In this manuscript, a new VM full-wave rectifier and
sinusoidal frequency doubler topology is proposed. It has
the following properties: high input and low output impe-
dances, employing only two CFOAs and only three NMOS
transistors for the full-wave rectifier configuration and
using only two CFOAs, two NMOS transistors and one
grounded resistor for the sinusoidal frequency doubler
circuit. Low output and high input impedance properties
for both circuits are advantageous for easy cascading with
other VM ones. No need to use any passive element in the
rectifier circuit and usage only one resistor which is
grounded are advantageous in integrated circuit realization
point of view. Unlike previously reported sinusoidal fre-
quency doubler circuits, the proposed one in this paper
does not contain harmonics in its output voltage signal
which decreases the non-linearity noise at the output signal.
The SPICE simulation results verify the expected operation
of the proposed circuits. Nevertheless, the slight difference
between ideal and simulation results mainly stems from
non-ideal gains of the CFOAs. DC temperature and MC
analyses show the acceptability of the circuit responses for
possible temperature and threshold voltage changes.
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